We're still actively developing this site. If you encounter any issues, please report them! - Report an issue

DIGITAL SYSTEM DESIGN AND SYNTHESIS

ECE 551
Course Description

Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.

Prerequisties

COMPSCI/ECE 352 , graduate/professional standing, or member of Engineering Guest Students

Satisfies
Credits

3

Offered

Fall, Spring

Grade Point Average
3.26

-0.09% from Historical

Completion Rate
98.44%

0.5% from Historical

A Rate
30.47%

5.84% from Historical

Class Size
128

100.27% from Historical

2025 Fall Grade Distribution

Instructors (2025 Fall)

Sorted by ratings from Rate My Professors