We're still actively developing this site. If you encounter any issues, please report them! - Report an issue

DIGITAL SYSTEM DESIGN AND SYNTHESIS

ECE 551
Course Description

Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.

Prerequisites

COMPSCI/ECE 352 , graduate/professional standing, or member of Engineering Guest Students

Satisfies
Credits

Not Reported

Offered

Not Reported

Grade Point Average
2.89

-11.15% from Historical

Completion Rate
96.3%

-1.62% from Historical

A Rate
17.28%

-39.11% from Historical

Class Size
81

25.8% from Historical