DIGITAL SYSTEM DESIGN AND SYNTHESIS

Name: DIGITAL SYSTEM DESIGN AND SYNTHESIS
Availability: OutOfStock
Rating: 4.1 (2318 reviews)

ECE 551

课程描述

Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.

先修课程

COMPSCI/ECE 352 , graduate/professional standing, or member of Engineering Guest Students

满足要求

ECE 554

学分

未报告

开课时间

未报告

平均绩点

2.89

-11.15% 相比历史数据

完成率

96.3%

-1.62% 相比历史数据

A率

17.28%

-39.11% 相比历史数据

班级规模

25.8% 相比历史数据

Cumulative Grade Distribution

教师 (2026 Summr)

按评分排序，数据来自 Rate My Professors

相似课程

DIGITAL SYSTEM FUNDAMENTALS

COMPSCI/ECE 352

Logic components, Boolean algebra, combinational logic analysis and synthesis, synchronous and asynchronous sequential logic analysis and design, digital subsystems, computer organization and design.

DIGITAL ENGINEERING LABORATORY

ECE 554

Practical aspects of computer system design. Design, construction, and testing of significant digital subsystems. Design, construction, and programming of pipelined digital computers.

DESIGN AUTOMATION OF DIGITAL SYSTEMS

ECE 556

Use of digital computers to simulate, partition, place and interconnect digital electronic systems.

VLSI SYSTEMS DESIGN

COMPSCI/ECE 755

Overview of MOS devices and circuits; introduction to integrated circuit fabrication; topological design of data flow and control; interactive graphics layout; circuit simulation; system timing; organizational and architectural considerations; alternative implementation approaches; design project.E C E 555or equivalent experience is strongly recommended.

INTRODUCTION TO COMPUTER ARCHITECTURE

COMPSCI/ECE 552

The design of computer systems and components. Processor design, instruction set design, and addressing; control structures and microprogramming; memory management, caches, and memory hierarchies; and interrupts and I/O structures.E C E 551or knowledge of Verilog is recommended.