[{"run_id":"20260906T231458-5fdd2fff","semester":"1272","observed_at":"2026-09-06 23:14:58.172943+00:00","record_version_id":"cf07065aaed043796ad82949f43cdd75ad2ace46c213c37fddde8a5241d56640","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"20260907T155543-ce3781c4","semester":"1272","observed_at":"2026-09-07 15:55:43.033547+00:00","record_version_id":"cf07065aaed043796ad82949f43cdd75ad2ace46c213c37fddde8a5241d56640","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-03b0bbb9723907cf3d1b41cf0bb34837dc398e42","semester":"1262","observed_at":"2025-04-16 05:20:33.104844+00:00","record_version_id":"db323fa2104474ee4099745d747e7813df4748ef4f5fbebe268dffa4a15d75a1","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-0837245627eb714ae6bb0375f7abe8f41042011f","semester":"1262","observed_at":"2025-04-16 05:20:33.104844+00:00","record_version_id":"db323fa2104474ee4099745d747e7813df4748ef4f5fbebe268dffa4a15d75a1","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-08c92e359bbbc110b0778b7e0b15d6f40000e6b1","semester":"1262","observed_at":"2025-08-21 07:05:14.730696+00:00","record_version_id":"5d213e661cf4bd7e63cb136560bc4ce6c2396b6f979d4e99906263898e1c2f93","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-0944d76440dc778fbb89626058c10451009ce9c6","semester":"1262","observed_at":"2025-05-21 03:36:18.194118+00:00","record_version_id":"238eb8b6a52a8c1aa845c6de9cc69e2bd204f13ccf56df3c63428030bcb930ef","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-0a7f4bce29c816ef4d3d71b4eb8a2a3e15e33cc1","semester":"1262","observed_at":"2025-06-18 20:04:02.695444+00:00","record_version_id":"e05ae45292c1625591b10c181a7a643d89c977307501e4543c37288508b7efaf","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-0ab917f827a7de22ebdc1087114d377a31c4687b","semester":"1262","observed_at":"2025-05-22 02:11:02.531191+00:00","record_version_id":"54681f1f7d0d0b54289f34dc35c09757bfca4e0788baa3cdf3153ea0c55815b5","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-0c40ecab4b6db9333d1f18aef816e3ee659e300c","semester":"1262","observed_at":"2025-05-25 18:02:34.797617+00:00","record_version_id":"4adb753866fbfa44b184f036a35b0d2c005637ce29402b853edff4feeee2f7b9","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-0cb4d29a588ec7f11c7e00b7cf5dc3a0d23d0349","semester":"1266","observed_at":"2026-01-22 01:00:26.555427+00:00","record_version_id":"9bc24fd1f6369e482fb3205d0c9f370db4f85d81f69ac95ed2b662025f712904","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-11c30ec39e91498cbfcf3a923c53a4b03e387280","semester":"1262","observed_at":"2025-07-20 04:58:26.847117+00:00","record_version_id":"cb7704a24a52b05c6d89a3a5e0667b163fde7bf8162a07328486994a88688a82","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-13cd500edf2587e9a3428f326253738fbea965ea","semester":"1264","observed_at":"2025-12-14 04:50:04.653658+00:00","record_version_id":"855623b653ec2637a6e88408ca77b3e970452b0e111963a53ba7cf8b094b8e0c","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-1da08b2de39f05e6bc877c189fc2fd6eeda563f5","semester":"1262","observed_at":"2025-07-01 00:03:56.707251+00:00","record_version_id":"84ed5fff4a81fb7d449d80e05af54f59e30243ac13a91f2c708fe49245fecc6d","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-2031af47efe133b0e7877f433286ff07385afc41","semester":"1262","observed_at":"2025-07-02 20:16:45.749584+00:00","record_version_id":"87072380a2dc590f75ca573511c1b3bf8bf9273d1d2b1fe7512d64611ffc38f1","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-238eba6f32fbc30407f616dd0628ff02a2a824dd","semester":"1262","observed_at":"2025-08-17 05:15:07.788352+00:00","record_version_id":"3709b8a30ecec3630f07ee6fd30f6d7e253d6779b4508c4a4d1eb30fe57f29ee","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-25f0ff56bc4d80f8a8afa1a0bcce8dae6fddb5e5","semester":"1262","observed_at":"2025-05-25 17:20:25.942090+00:00","record_version_id":"f924dec522b9d7699af8e81b21a3e828bf807e2cc21a7eb5d3597a4d277b6458","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-2923f91826ce253b7aeefa9f75b4a39fe4c80ff0","semester":"1262","observed_at":"2025-08-10 05:10:25.938416+00:00","record_version_id":"9d924cf4d21ef81f9970367cf01596bd2d0e71366305f7ab1d2b846f98c7a652","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-2a05214a4023e0157fa6f7d188c85308f714176c","semester":"1262","observed_at":"2025-09-07 04:56:38.255315+00:00","record_version_id":"e5c954077cd2566172231bec82e6bc11f9d4335439b86ca535cb56abf5a1f2e2","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-2b1b8e39131de92b94620b25c5bbb25690efed4c","semester":"1262","observed_at":"2025-06-01 07:54:53.913454+00:00","record_version_id":"db8889a96e23436ac4bcbd3b63060ce78c4c3c6639f15e30f873155554f30518","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-33a1225644e5a5855d60f66e65413946e72fedf4","semester":"1262","observed_at":"2025-06-22 01:52:05.152650+00:00","record_version_id":"8bdd543854b484b82288f8a4394bc0b00160ed71c41af83d486abc3446fbf6b5","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-3b89c83dbf5208e13756184de1f2b2d0c09af35f","semester":"1262","observed_at":"2025-06-30 06:40:10.235522+00:00","record_version_id":"56f3b7fb0b279d1d7d5986c16c4fce4376cba11d13f8bd9a6173d8e8cfa6f834","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-3c3eebf7f35c39364b445a2fa5a112ce28dbb4a1","semester":"1262","observed_at":"2025-06-01 17:03:59.062985+00:00","record_version_id":"bd1d6e05a103bd2e3d2bb1b9c00c694ba3547228924361e7afc8179264bb4c1c","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-3fa4dd71391f1c9cf4ab2216680bbc428689f92d","semester":"1262","observed_at":"2025-05-25 01:15:58.180530+00:00","record_version_id":"e24567a168ed5cd27b7f474dc6bef6dfa0e27c27870651fef632bffc57be1836","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-4040aa216da722a34483f68fc1e129ea571ae08d","semester":"1262","observed_at":"2025-06-01 07:27:39.695506+00:00","record_version_id":"629910e9fd39f96e40be902df1a5dba2ff6ab3c49acb98ab3ee2769abcfd68f2","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-454d53cd690294459f8ad0793cc3ed562060e56c","semester":"1262","observed_at":"2025-05-25 01:34:00.536004+00:00","record_version_id":"f377d008496ce70723eb3c25e3c8dd495b21d61af82235d6f862b9f49e24f04a","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-486f091e051fdb4ccdb80ee7b4fb0a5814510324","semester":"1264","observed_at":"2025-11-16 05:32:31.273726+00:00","record_version_id":"452389aea1497bb8ff14e752aaf6bd5fdb5c79821803fcc31619749898a6d73e","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-50393cfc5fd5598d4f4731ef1919f2ff53af07d9","semester":"1262","observed_at":"2025-06-30 06:05:57.438846+00:00","record_version_id":"b3ffbe7ed74c1533d474733c5dbd452b5413f1fe832a5bc17aef2fa8a704ede5","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-50f6947786b208c800db8bbd0cec84a8f0f187d2","semester":"1262","observed_at":"2025-06-02 03:49:42.915428+00:00","record_version_id":"dd7c64147a8190c2340d13a72337ecd7d3d8c8d61fdddbc7a3f2ecc44133fd61","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-51d86ed4082dced3803c295419b0ec8440942016","semester":"1264","observed_at":"2025-11-12 04:50:41.141307+00:00","record_version_id":"c0295bdae04cdd8a3b8cd24a28b95512d452b0eebbe93ed5ec09189f904a11a3","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-53101bd1c10db0d00d094e4c9154d4c244ff23d9","semester":"1262","observed_at":"2025-10-05 04:58:05.366968+00:00","record_version_id":"c579cdb090e9208b2fa17137628bfc4494c148af0e159b03833155a29664990d","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-58751151c564e11c5cb8aedd3a2d3527c22f73eb","semester":"1262","observed_at":"2025-06-01 06:59:01.536576+00:00","record_version_id":"3f83b895054d417c755d03df7943026bac26bfe6c32179021748758449802d76","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-5c4c8d3701a333ba4ddadef7d0b5dde8440fcdf0","semester":"1262","observed_at":"2025-06-01 01:57:51.256704+00:00","record_version_id":"6219844e0b5eb948b6cd69e562857365014bffcfe8809f0e57029cc888ee9f7b","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-5d20d9f81651d3c83fcaa2fd10870ce6e5d5a685","semester":"1262","observed_at":"2025-05-21 16:48:48.484741+00:00","record_version_id":"c2762b43daa647badae6eff9cf40b020418f9a15f5e23443ee89a7ab20e6fc7f","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-5feaebf2ab37051c86ad360cc0fa0d7e0e2ea295","semester":"1262","observed_at":"2025-05-24 15:58:23.378859+00:00","record_version_id":"c15c8667428e278096830e224174387d34e028b60766ee77be2e477059d7e911","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-60949965544fce098cc006354e201149005fb77b","semester":"1264","observed_at":"2025-10-26 05:07:14.077864+00:00","record_version_id":"cb974341aac5cd4d2b3fb0537b3356e212653e6af04dc6e97f873f19bfba66cb","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-639225ac3addf8522f1d30cb4fe26054ea7f8c49","semester":"1262","observed_at":"2025-06-01 08:14:42.497608+00:00","record_version_id":"483f082d444dc514a16512fd572e70db9e5188fa26d32292e00acdf4f56ddee2","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-64093b17b3a9c67a41aa33eb37adb53ec38df714","semester":"1262","observed_at":"2025-05-22 02:11:02.531191+00:00","record_version_id":"9c0e7567034891310c17de6adb713d8ac70e54f3b1d1554961eee69f4449b0a8","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-6885b56099f55e08aa0205546369fb0381d50e13","semester":"1262","observed_at":"2025-07-13 04:59:22.367394+00:00","record_version_id":"e352c5ed9cd9d6f07392b8b78a2ab5974822a0e517a071fcbd19180fb25b18ce","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-69d4b2b16e8268f75b6390b3a0e2ce8bf73999da","semester":"1262","observed_at":"2025-06-30 03:21:29.925498+00:00","record_version_id":"39c04b1089d46fc99912c750bb900b0e35731dafb683bff64c17577459ee63b8","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-6b29c3e0673b2f9a736d2363db5409e03d5b3ed4","semester":"1264","observed_at":"2025-12-03 12:33:41.418072+00:00","record_version_id":"f21d6b4e2a6c38f2f5b4c1d3f70b370f2515a1864d1af589b59a17434d9cf436","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-73259984748de484976ef2ad56ad7ab3d4cb4518","semester":"1262","observed_at":"2025-06-26 08:27:56.461216+00:00","record_version_id":"85c883b5b3e77e65714b90339b3a3ba75b060823b23ba2f27ed984d3a635493e","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-741602fbc6252c232a0b9e6bc1a9ae3101625f5a","semester":"1262","observed_at":"2025-06-30 22:49:32.522034+00:00","record_version_id":"7bdcabc14af4cbc6a698509aead38fa517c92482eb168f50222a9f44772efc30","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-7774f45558276ec29bf626e58fffb4a27bdbb2a9","semester":"1264","observed_at":"2025-11-01 11:49:36.359151+00:00","record_version_id":"e2839ef47a654623a34428709c535f0948e5dd353336efc050c47ce1f6a58857","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-7ab7c5e783fc8ebef8b8ee8cea019ee37a72ce74","semester":"1262","observed_at":"2025-09-28 04:58:07.340658+00:00","record_version_id":"555b2f2824e3b83d7f1afb22316ec0fd9c0cdbc0c66a317e5a659d2bd24a0b35","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-7b2f22d83ea05055ab90dcb77dc802382cccc6f7","semester":"1262","observed_at":"2025-05-21 17:56:46.096741+00:00","record_version_id":"0dd0163ed329e915b7865e8851e4a0bcd23398d26c050551b37de68fde20fc3d","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-7ca1175502be18eb51f7b016818a884a43fd4ebb","semester":"1262","observed_at":"2025-07-29 06:28:23.644795+00:00","record_version_id":"b524f6a22c81c74f3c977d4c13081d00aae475ba7169384554d8d2ea28ee4b25","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-7d8cee5e42602ad9ba5dc0322085af2fa0dffaac","semester":"1262","observed_at":"2025-05-22 01:15:19.291664+00:00","record_version_id":"6dc5d0d72b20ba7b4630e2880a0eb3dc5aff52fe86cf22c69dfe5a1fe344380a","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-81a0d6a7f668c98c59bd05fa988aa079c5ad1f68","semester":"1262","observed_at":"2025-05-31 07:49:50.419452+00:00","record_version_id":"372ccbdeb874855b1deecd04b7d163ec494a43a129fd9b59a76f62c935fdb9ea","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-82f31c08c746a214872494cde6ecaeb9330441b4","semester":"1262","observed_at":"2025-06-17 21:26:08.547156+00:00","record_version_id":"e0d89958a1d5f58ada0ea35d87097d054eb8af5faeb6c5a4cfae6a7372aa03f3","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-84c248343c5a99ab42c5616c594812a5e3e31cbb","semester":"1262","observed_at":"2025-07-04 06:00:07.487827+00:00","record_version_id":"895abf04c339fc589fdb4ca3eab86165bbecc09dc6f043c61ccf9822fef4b289","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-86334e7275e315853287e8580c35456c68df800b","semester":"1262","observed_at":"2025-05-22 06:53:03.336354+00:00","record_version_id":"0598b92b9b952071e144418586577da826d377268ff1c3f6e49b7ea96cd4706f","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-8686dc1664f93a6c05f50321410961b39b12f91b","semester":"1262","observed_at":"2025-05-28 10:17:41.595894+00:00","record_version_id":"ef2879aa1eedecaece4ae6df3ef294f0ca48ad6e8b608b077250457cfdf3c3cc","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-86d941366886c9a14a2581c04e20d0bdd25e1b02","semester":"1262","observed_at":"2025-08-31 04:54:14.656039+00:00","record_version_id":"cbbfbc3e201723d05d1914fb6d2d6021f26d550b686f8d359a3497c713d2f25c","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-8ba1d2e6cfbb1525b4f9f769ec164fb6ad0f237a","semester":"1262","observed_at":"2025-06-02 05:22:45.010398+00:00","record_version_id":"ef4b6a7946dd0ddc1ffcabe41b330c6d435271edb04eeb40d423ec5156907329","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-90e5aa456689a3b222016c05c319bbcd0bddd453","semester":"1262","observed_at":"2025-05-25 02:00:10.037905+00:00","record_version_id":"d774d3f054aff8dbbc3e925e1b9c8c0574b88c012f4627ef66b9b1a5757b515e","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-92d960aa7e4cd6e4c9ac8b2e232092904038e9e4","semester":"1262","observed_at":"2025-06-08 01:50:46.451351+00:00","record_version_id":"313bd96029264bf6bb1ae059cbe4453769f8e8473c73916f34925837298f3abb","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-94002ae588a8f71eca6d64105f2e603e8587293b","semester":"1262","observed_at":"2025-05-21 09:01:16.021508+00:00","record_version_id":"6d73ae6f7c4e96629e6780caf1968c0da2ca0c190165db51d6cfbeb38628cd2d","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-9dd575e013c5c6e000ab3ad2d1288cc1dd9c96dc","semester":"1264","observed_at":"2025-12-21 04:47:46.589081+00:00","record_version_id":"7ffb9f4e17faf61a5a8f16bffa41f2d5e6bba5e6f7e5f248e3946441dd9c6c73","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-a1ea26ed78cbd6e94bc3221e50a6ed9b6bf43871","semester":"1262","observed_at":"2025-05-25 09:16:55.180581+00:00","record_version_id":"7d06f7b44db39fa92f6d7e3270094591842dd5cc8d4df8af299fca695d1bb64d","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-a76a3505853d5ea9c13bb98472b87361d469e2ee","semester":"1262","observed_at":"2025-05-28 18:03:41.793846+00:00","record_version_id":"06ac1f1654734837538a29b3dece19d745278e68b15bf208e8b04629603b5580","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-b285d591f6acf3aa1910e02edc297664db86eb8c","semester":"1262","observed_at":"2025-06-10 22:48:22.460295+00:00","record_version_id":"1d6b2b2dcb8bbb700cc9235458bd0ffb3e3710f2a1467547459201ba4f9e7b49","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-b79af756e4f00ba98231feb859ed8e98239eb811","semester":"1262","observed_at":"2025-05-22 02:47:56.931581+00:00","record_version_id":"246173c52e8a85f155c2b5b8075c89362b2dbd42c099b1c58b879afa0fc7661e","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-b89e05b94730c6471439082d9279c0a834a4aeec","semester":"1262","observed_at":"2025-08-26 20:25:42.325239+00:00","record_version_id":"8c2f0cc0b84ca3ddabfe5c23a3944627eaf24f2a3d7a946cb86d0e8941b387bb","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-b9279a12d1f2688df9e556183c94d41a89e431dc","semester":"1262","observed_at":"2025-07-06 01:49:47.203835+00:00","record_version_id":"dfcf597f5523545c4deefb9cba9c0e008b967905805e9bb915f79012b1955454","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-bbdc905e96cc681a5e9a8b02c795b682206e36d1","semester":"1262","observed_at":"2025-06-25 08:02:45.445730+00:00","record_version_id":"b9e781fbd0ab8c96f84856fd6e8b7f142f5d0c8e1e7e3996d6df02233adc0e13","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-bde225b5243a13d81827aa173e39c78a652b54a0","semester":"1262","observed_at":"2025-05-23 07:22:33.219345+00:00","record_version_id":"f461c8203f01148bd8835abc91d23515f77587ed2d1b6047a9313d80e25e3cbc","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-c1fac4cbfde737f4f4ac02cdf15e6f5a9b5b676d","semester":"1262","observed_at":"2025-05-22 01:15:19.291664+00:00","record_version_id":"6dc5d0d72b20ba7b4630e2880a0eb3dc5aff52fe86cf22c69dfe5a1fe344380a","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-c6b62be45f8a13cba109ef2a7741b9cd9a6b8272","semester":"1262","observed_at":"2025-08-24 08:48:09.035112+00:00","record_version_id":"a84ae61590a9b38371f0c9f4e9f99f6261381f73db08a212bc260e20b3189d6b","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-cc83f62cb6db61f39320916d819ad48ce55cd96d","semester":"1262","observed_at":"2025-05-22 00:45:35.735230+00:00","record_version_id":"4c66ded396edad8b17ccd34c7c5af34a04236b98a1994976615c26f31abdef13","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-d33818a01b6b4c5e2902e704da6e5b713742d4dc","semester":"1262","observed_at":"2025-10-13 10:46:24.251475+00:00","record_version_id":"b7f29cdf6dec47b168b57bc2c967f5eaae578690c3e897689f7358b89efdd92a","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-d3c17db9832d3064916046caf891dd23f10b1bb9","semester":"1262","observed_at":"2025-08-26 11:30:42.288639+00:00","record_version_id":"4518feb64c902a3503a28a43413f5ee314666fc9b28d6b9a0411fe8dda6022e1","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-d4ee226dc44268e9b6767fb9f5f20343322f494b","semester":"1262","observed_at":"2025-06-15 01:52:23.911697+00:00","record_version_id":"f5ad8021c95c3f980b6ffb5ef0f86ce702abfa0b686b775147c2224fd26f2cf4","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-d8f9fc7f136e2033556d9d65bbdbdf33425dbdc9","semester":"1262","observed_at":"2025-05-28 16:48:12.400438+00:00","record_version_id":"4238350edaee203e8c7bb2e80af203379e10abedfbea25a9be2ad4948a5cf88b","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-dbbc9739c616c3846b2e796e00a36fa41225f7d8","semester":"1262","observed_at":"2025-06-01 17:47:19.325144+00:00","record_version_id":"9cd352b6012d9f1ebb55ceb06fc737c32ce77f26418032a7c0e217fd5de5c5e3","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-dbe5f2d24b48c3177297a3d69c553cc9d1194bac","semester":"1262","observed_at":"2025-09-14 05:00:27.366070+00:00","record_version_id":"0934c14be10be441b948aed669f92d7d4108e77fd75545d674ede23c9cca16c6","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-dd357dc2758e9e282c30988a527ce37de92593b9","semester":"1264","observed_at":"2025-10-19 01:39:41.951404+00:00","record_version_id":"5303e84112c8d5cbeae837669ff2fdf4de6270d2be205d472567f8b5b6dfee02","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-de74de559e409a3fe668685e28043b888d2e6841","semester":"1262","observed_at":"2025-06-27 07:38:50.882897+00:00","record_version_id":"1f4f96da709dbd7654e5509465410f18273b8ad97d51165474a4f838657f6dff","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-deca7188cf536ade3203cd88b52a45e92a059617","semester":"1262","observed_at":"2025-06-27 00:37:46.087071+00:00","record_version_id":"b97d74106778ef7f150bc4af06327a961fe18a1524bb7dc0a58f3499a14e0405","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-df60fa9ac3931c5612b0fa641b7a6f5fbec86fab","semester":"1262","observed_at":"2025-05-24 06:36:37.554678+00:00","record_version_id":"d3d8961c82e1e3affede61e0ae31f371f12699e6d0c781f8bd77e2ae688212a4","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-e339da2d849aaf8bb4dceca07a84728af23cf755","semester":"1262","observed_at":"2025-07-23 08:49:22.748925+00:00","record_version_id":"2dd3150afcb9ecb0f3bc0926aa7ca71c824df1387cbd32ea2b32b08979ae6c25","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-e934b1784835f5d36ae9b7ef0992b11e72c39142","semester":"1262","observed_at":"2025-06-01 06:21:25.219533+00:00","record_version_id":"c427078d0733c8f09fd54f51ad1fe4aa17be9cbff75aeade71299ac4a9a0dab1","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-ef471690c082448deebd2687eab84b0b78813c36","semester":"1262","observed_at":"2025-06-29 01:47:56.317645+00:00","record_version_id":"77c8e6b9c957a84d586575bd4b57ce5bcdb326986521c4391ef95838721459e4","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-efc4e8e2cd7c3f68e059a308990c00c77c7611eb","semester":"1264","observed_at":"2025-10-16 05:48:13.935141+00:00","record_version_id":"e905b3f8a0805a03a909a429cca4eec34e60357fb73af6eb4a3e28c5c598c21e","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"},{"run_id":"legacy-f18b7749725097d41f69c60779ff38cf073b93b3","semester":"1262","observed_at":"2025-05-21 19:52:03.259353+00:00","record_version_id":"13a1d1a0227e1d4d19fd8c4b65856cbc8edce7190aa08c8c8966ba4299291af6","course_id":"ECE 551","course_uid":"course_42330966f01392dae105b4e1","catalog_version_id":"8358143b50db298ffc5ff3f7d1cd84b26a5a0ab40f1f903038524db24858b0fb","course_number":551,"subjects":["ECE"],"title":"DIGITAL SYSTEM DESIGN AND SYNTHESIS","description":"Introduction to the use of hardware description languages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.","requirements_text":"E C E/​COMP SCI  352, graduate/professional standing, or member of Engineering Guest Students"}]